A High-speed Cmos Current Comparator Suitable for Algorithmic Analog-to-digital Converters
نویسندگان
چکیده
This paper introduces a high-speed high resolution CMOS current comparator which is used in an algorithmic Analog-to-Digital Converter (ADC) and implemented with a 0.6 μm standard CMOS process. Circuit occupies 170 x 80μm2. Proposed circuit performs comparison over a precision of 10bit at a 100MHz clock within the 0-250 μA input current range. Power consumption is less than 500 μA.
منابع مشابه
A Cmos Current-mode Multiplier/divider Circuit
Combination of A/D-D/A converters allows implementing multiplier/divider operations. An efficient design based on continuous-time, current-mode, dividing-algorithmic converters is presented in this paper. It offers high speed and capability of low voltage operation, and it is suitable for applications of low or middle resolution (below 9 bits). In addition, the division result is given in both ...
متن کاملDesign of Energy Efficicent CMOS Current Comparator
In high-speed high-resolution analog to digital converters, comparators have a key role in quality of performance. High power consumption and delay is one of the drawbacks of these circuits which can be reduced by using suitable architectures. Many versions of comparator are proposed to achieve desirable output in sub-micron and deep sub-micron design technologies. Back to back inverter in the ...
متن کاملCMOS current-mode analog circuit building blocks for rf DC-DC converter controllers
Conventional switch-mode dc-dc converters are operated at frequencies in the order of hundreds of kHz to single MHz. Switching frequencies in the order of tens of MHz would enable applications of RF converters in low power communications and computing integrated circuits with dynamic voltage scaling. Controllers for these converters would have to operate with a bandwidth in the GHz range. The m...
متن کاملAnalysis & Design of low Power Dynamic Latched Double-Tail Comparator
The need for low power, high speed Analog-To-Digital converters is pushing towards the use of dynamic comparator to maximize speed &power efficiency. In this paper, we designed a Dynamic Latched Double-Tail Comparator which is used in implementation of many ADC’s. An analysis on the delay of the comparator will presented. Simulation results in 0.18um CMOS technology confirm the analysis results...
متن کاملData Converters for High Speed CMOS Links
The long links that interconnect networking and computing systems and boards need high throughput to avoid expensive, massively parallel connections. However, long wires suffer signal losses that increase with frequency. Digital communication techniques can compensate for these losses, but require Analog-to-Digital and Digital-to-Analog converters (ADCs and DACs). To understand the application ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2008